Analog Layout Engineer
Guarde esta oferta e mantenha a sua pesquisa organizada
Crie uma conta gratuita para guardar ofertas, criar alertas e voltar a este anúncio a partir do seu painel.
Ao continuar, aceita os nossos Termos & Política de Privacidade.
Capgemini Engineering in Porto is seeking an experienced Analog Layout Engineer with strong Fin FET expertise.
You will design and optimize analog layouts, ensure DRC/LVS compliance, and collaborate with circuit designers to enhance performance and reliability.
Key tasks include EM/IR analysis, parasitic mitigation, and implementation of matching techniques.
Flexibility for hybrid work and international projects is offered.