Senior Fpga Architect — Pcie Prototyping
Guarde esta oferta e mantenha a sua pesquisa organizada
Crie uma conta gratuita para guardar ofertas, criar alertas e voltar a este anúncio a partir do seu painel.
Ao continuar, aceita os nossos Termos & Política de Privacidade.
Synopsys Porto is seeking an experienced FPGA design engineer to drive high-performance PCIe solutions from architecture through timing closure. You will collaborate across hardware, software, and verification teams to deliver reliable FPGA prototypes and meet stringent industry standards.
The role focuses on RTL design in Verilog, multi-clock domains, and PCIe protocol debugging within a dynamic engineering team in Porto.
#J-*-Ljbffr
-
Senior FPGA Architect — PCIe Prototyping
Há 16 horas
porto, porto, Portugal Synopsys, Inc. Tempo integralSynopsys Porto is seeking an experienced FPGA design engineer to drive high-performance PCIe solutions from architecture through timing closure. You will collaborate across hardware, software, and verification teams to deliver reliable FPGA prototypes and meet stringent industry standards. The role focuses on RTL design in Verilog, multi-clock domains, and...
-
Senior FPGA Architect — PCIe Prototyping
Há 4 horas
Porto, Porto District, Portugal CareerWallet Tempo integralSynopsys Porto is seeking an experienced FPGA design engineer to drive high-performance PCIe solutions from architecture through timing closure. You will collaborate across hardware, software, and verification teams to deliver reliable FPGA prototypes and meet stringent industry standards. The role focuses on RTL design in Verilog, multi-clock domains, and...
-
Senior Fpga Architect — Pcie Prototyping
Há 6 horas
Porto, Portuguese Republic, Portugal Synopsys, Inc. Tempo integralSynopsys Porto is seeking an experienced FPGA design engineer to drive high-performance PCIe solutions from architecture through timing closure. You will collaborate across hardware, software, and verification teams to deliver reliable FPGA prototypes and meet stringent industry standards. The role focuses on RTL design in Verilog, multi-clock domains, and...