Senior Verification Engineer: Rtl, Uvm

Há 3 semanas

Braga, Portugal Exceltic Tempo integral

Develop and maintain UVM testbenches for RTL blocks and fullchip verification, write coverage models, debug simulation failures, and collaborate with designers on fixes. Develop verification plans and contribute to regression infrastructure.